

PAW3395DM-T6QU: Optical Gaming Navigation Chip

General Description

PAW3395DM-T6QU is PixArt Imaging's new low power high end gaming navigation chip with illumination source in a 16-pin molded lead-frame DIP package. It provides best in class gaming experience with the enhanced features of high speed, high resolution, high accuracy and selectable lift detection height to fulfill professional gamers' need. It is designed to be used with LM19-LSI or LOAE-LSI1 to achieve optimum performance.

Key Features

- Low power consumption of typical 1.7 mA in run mode (HP Mode)
- 16-pin molded lead-frame DIP package with 850nm illumination source
- Enhanced programmability
 - Gaming Mode
 - High Performance Mode (HP Mode)
 - Low Power Mode (LP Mode) .
 - Corded Gaming Mode
 - Lift detection options
 - 1mm and 2mm setting
 - Manual lift cut off calibration
- Selectable resolutions up to 26000 cpi with 50 cpi step size
- Angle snapping
- Angle tunability
- Resolution error of 0.4% (typical) at 5000cpi on QCK up to 200ips

- High speed motion detection 650ips* and acceleration 50g*
- Self-adjusting variable frame rate for optimum performance
- Internal oscillator no clock input needed
- 4-wire serial port interface (SPI)
- Motion interrupt output

Applications

- Corded and cordless optical gaming mice
- Integrated input devices

Key Parameters

Parameter	Value				
Devier ever by Dever	VDD: 1.8 to 2.1V				
Power supply Range	VDDIO: 1.8 to 3.3V				
Lens Magnification	1:1				
Interface	4-wire Serial Port Interface				
Tunical Operating	Run: 1.7 mA (HP Mode)				
	Run: 1.3 mA (LP Mode)				
Lunent @ VDD =	Rest1: 580 μΑ				
1.9V	Rest2: 11 μA				
current	Rest3: 6 µA				
	Power Down: 4 μA				
Resolution	Up to 26000 cpi				
Tracking Speed	650* ips				
Acceleration	50* g				
Dimension size					
(package assemble	10.90 x 16.20 x 9.81 mm ³				
with LM19-LSI lens)					

Note: * - HP Mode

Ordering Information

Part Number	Description	Package Type	Packing Type	MOQ
PAW3395DM-T6QU	Optical Gaming Navigation Chip	16-pin DIP	Tube	1,000
LM19-LSI	Round Lens	Round Lens	Tray	1,000
LOAE-LSI1	Trim Lens	Trim Lens	Tray	1,000

RoHS compliant



For any additional inquiries, please contact us at http://www.pixart.com

Version 0.8 | 13 Jan 2021 | 11075EN PixArt Imaging Inc. http://www.pixart.com

SEE. FEEL. TOUCH.

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

Table of Content

PAW3395DM-T6QU: Optical Gaming Navigat	on Chip1
General Description	
Key Features	
Applications	
Key Parameters	
Ordering Information	
Table of Content	2
List of Figures	
List of Tables	5
1.0 Introduction	
1.1 Chip Overview	
1.2 Pin Configuration	7
2.0 Electrical Specifications	8
2.1 Regulatory Requirements	
2.2 Absolute Maximum Ratings	
2.3 Recommended Operating Condition	ns9
2.4 AC Electrical Specifications	
2.5 DC Electrical Specifications	
3.0 Mechanical Specifications	
3.1 Chip Package Dimension	
3.2 Package Marking	
3.3 Chip Assembly Drawings	
3.4 Lens Assembly Drawings	
3.4.1 Assembly with LM19-LSI Lens .	
3.4.2 Assembly with LOAE-LSI1 Lens	
3.5 PCB Assembly Recommendations.	
3.6 Packing Information	
3.6.1 Packing Tube	
3.7 Package Handling Information	
3.7.1 Sample of Inner Box Label	
3.7.2 Sample of Shipping Box Label .	
4.0 Reference Schematics	
5.0 Serial Peripheral Interface (SPI)	
5.1 Signal Description	
5.2 Motion Pin Timing	
5.3 Chip Select Operation	
5.4 Write Operation	
5.5 Read Operation	
5.6 Required Timing Between Read an	d Write Commands (tsxx)24
5.7 Burst Mode Operation	
5.7.1 Motion Read	
5.7.2 Procedure to Start Motion Burs	
6.0 Power-up Sequence	
Version 0.8 13 Jan 2021 11075EN	SEE. FEEL. TOUCH

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

PAW3395DM-T6QU Product Datasheet

Optical Gaming Navigation Chip

6.1	Power on Sequence	27
6.2	Power-Up Initialization Register Setting	27
6.3	NRESET	29
7.0	Operation Guides	30
7.1	RawData Output	30
7.2	Shutdown	32
7.3	Gaming and Office Mode Setting	33
7.4	Universal Lift Cut Off	35
7.5	Manual Lift Cut Off Calibration	35
7	7.5.1 Lift Cut off Calibration Procedures	35
7	7.5.2 Enable Lift Cut off Calibration Register Setting	37
7	7.5.3 Disable Lift Cut off Calibration Register Setting	37
7.6	Power Management for Wireless Mode	38
8.0	Registers	39
8.1	Registers Summary Table	39
8.2	Registers Description	40
8.3	Bit Masks for Register Write	54
Revisio	on History	55

SEE. FEEL. TOUCH.

List of Figures

Figure 1. Block Diagram	6
Figure 2. Device Pinout	7
Figure 3. Packages Outline Drawing	13
Figure 4. Recommended Chip Orientation, Mechanical Cutouts and Spacing (Top View)	14
Figure 5. Exploded View of Assembly with LM19-LSI Lens	15
Figure 6. Exploded View of Assembly with LOAE-LSI1	16
Figure 7. Packing Tube	18
Figure 8. Reference Schematic Diagram	20
Figure 9. Write Operation	22
Figure 10. MOSI Setup and Hold Time	22
Figure 11. Read Operation	23
Figure 12. MISO Delay and Hold Time	23
Figure 13. Timing Between Two Write Commands	24
Figure 14. Timing Between Write and Either Write or Subsequent Read Commands	24
Figure 15. Timing Between Read and Either Write or Subsequent Read Commands	24
Figure 16. Motion Read Sequence	26
Figure 17. RawData Map (Surface Referenced)	31

List of Tables

Table 1. Pin Definition	7
Table 2. Absolute Maximum Ratings	8
Table 3. Recommended Operating Condition	9
Table 4. AC Electrical Specifications	
Table 5. DC Electrical Specifications	
Table 6. Package Marking Description	
Table 7. Recommended R _{LED}	
Table 8. SPI Port Signals Description	21
Table 9. State of Signal Pins After VDD is Valid	29
Table 10. Pin Status in Shutdown Mode	
Table 11. Rest Modes Response and Downshift Time	

1.0 Introduction

1.1 Chip Overview

PAW3395DM-T6QU is an optical navigation chip targeted for high-end cordless and corded gaming mouse. It contains a picture element array as Image Acquisition System (IAS), a Digital Signal Processor (DSP), a 4-wire serial port, a power control circuit and built-in LED driver integrated with IR LED in a package as shown in the block diagram. The chip measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement. The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the Δx and Δy relative displacement values. An external microcontroller reads the Δx and Δy information from the chip serial port. The microcontroller then translates the data into USB, or RF signals before sending them to the host PC or game console.

Notes: Throughout this document PAW3395DM-T6QU is referred as the chip.



1.2 Pin Configuration





Table 1. Pin Definition

Pin No.	Function	Symbol	Туре	Description
1	Reserved	NC	NC	No connection
2	Reserved	NC	NC	No connection
3	Supply Ground	GND	Ground	Ground
4	Supply Voltage	VDD	Power	Input power supply
5	LDO Output	VDDREG	Power	LDO output for digital core (only for internal usage)
6	Reserved	NC	NC	No connection
7	I/O Voltage	VDDIO	Power	I/O power supply
8	I/O Ground	GNDIO	Ground	I/O Ground
9	Motion Output	MOTION	Output	Motion detect
10		SCLK	Input	Serial data clock
11		MOSI	Input	Serial data input
12	4-wire SPI	MISO	Output	Serial data output
13		NCS	Input	Chip select (Active Low)
14	Reset Control	NRESET	Input	Chip reset (Active Low)
15	LED	LED_P	Input	LED Anode
16	Reserved	NC	NC	No connection

2.0 Electrical Specifications

2.1 Regulatory Requirements

- Passes FCC "Part15, Subpart B, Class B", "ICES-003:2016 Issue 6, Class B" and "ANSI C63.4:2014" when assembled into a mouse with shielded USB cable using ferrite bead and following PixArt's recommendations.
- Passes IEC 62471: 2006 Photo biological safety of lamps and lamp systems.

2.2 Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units	Notes
Storage Temperature	Ts	-40	85	°C	
Lead Solder Temperature	T _{solder}		260	°C	For 7 seconds, 1.6mm below seating plane
Supply Voltage	VDD	-0.5	2.1	V	
	VDDIO	-0.5	3.3	V	
ESD	ESDHB		2	kV	Human Body Model on all pins
Input Voltage	V _{IN}	-0.5	3.3	V	All I/O pins

Notes:

- 1. At room temperature.
- 2. Maximum Ratings are those values beyond which damage to the device may occur.
- 3. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum-rated conditions is not implied.

Version 0.8 | 13 Jan 2021 | 11075EN

2.3 Recommended Operating Conditions

Table 3. Recommended Operating Condition

Parameter	Symbol	Min	Тур.	Max	Units	Notes
Operating Temperature	TA	0		40	°C	
	VDD	1.8	1.9	2.1	V	Excluding supply noise
Power Supply Voltage	VDDIO	1.8	1.9	3.3	V	Excluding supply noise. (VDDIO must be the same or greater than VDD)
Power Supply Rise Time	t _{RT}	0.15		20	ms	0 to VDD min
Supply Noise peak to peak	V _{NA}			100	mV	10 kHz —75 MHz
Serial Port Clock Frequency	f _{SCLK}			10	MHz	50% duty cycle
Distance from Lens Reference Plane to Tracking Surface	Z	2.2	2.4	2.6	mm	
Speed High Performance Mode Low Power Mode Corded Gaming Mode Office Mode Acceleration High Performance Mode Low Power Mode Corded Gaming Mode 	S	650 480 650 200 50 40 50			ips	In run mode at 45 degree
 Office Mode 		10				
Resolution ErrorHigh Performance ModeLow Power ModeCorded Gaming Mode	Res _{Err}		0.4 0.4 0.4		%	Up to 200ips on QCK at 5000cpi
Lift Cutoff 1mm setting	Lift _{1mm}		1		mm	PixArt standard gaming surface
Lift Cutoff 2mm setting	Lift _{2mm}		2		mm	PixArt standard gaming surface

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

2.4 AC Electrical Specifications

Table 4. AC Electrical Specifications

Chip electrical characteristics over recommended operating conditions. Typical values are at 25°C, VDD = 1.9V and VDDIO=1.9V

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Motion Delay After	+	50			mc	From reset to valid motion,
Reset	LMOT-RST	50			1115	assuming motion is present
Shutdown	terdan			500	ms	From Shutdown mode active to low
	CSTDWIN			500	1115	current
						From Shutdown mode inactive to
						valid motion.
Wake from Shutdown	twakeup	50			ms	Notes: A RESET must be asserted
						after a shutdown. Refer to section
						"Notes on Shutdown"
MISO Rise Time	t _{r-MISO}		6		ns	C _L = 20pF
MISO Fall Time	t _{f-MISO}		6		ns	C _L = 20pF
						From SCLK falling edge to MISO data
MISO Delay After SCLK	t _{DLY-MISO}			35	ns	valid
						$C_L = 20pF$
MISO Hold Time	t _{hold-MISO}	25			ns	Data held until next falling SCLK
					-	edge
MOSI Hold Time	t _{hold-MOSI}	25			ns	Amount of time data is valid after
MOSI Satur Tima	+	25			nc	SCLK fising edge
WOSI Setup Time	Lsetup-MOSI	23			115	From riging SCLK for last bit of the
SPI Time Between	touru	5				first data byte, to rising SCLK for last
Write Commands	LSWW	5			μs	hit of the second data byte
SPI Time Between						From rising SCLK for last hit of the
Write and Read	town	5			115	first data byte to rising SCLK for last
Commands	COMM	9			μο	bit of the second address byte
						From rising SCLK for last bit of the
SPI Time Between	tsrw					first data byte. to falling SCLK for
Read and Subsequent	t _{srr}	2			μs	the first bit of the address byte of
Commands	- Shirt					the next command
						From rising SCLK for last bit of the
SPI Read Address-Data	t _{srad}	2			μs	address byte, to falling SCLK for first
Delay						bit of data being read
NCS Inactive After	+	F 0.0				Minimum NCS inactive time after
Motion Burst	τ _{bexit}	500			ns	motion burst before next SPI usage
NCS To SCLK Activo	+	120			nc	From last NCS falling edge to first
NCS TO SCENACTIVE	UNCS-SCLK	120			ns	SCLK rising edge
SCLK TO NCS Inactivo						From last SCLK rising edge to NCS
(For Read Operation)	t _{sclk-ncs}	120			ns	rising edge, for valid MISO data
(FOR Read Operation)						transfer

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

PAW3395DM-T6QU Product Datasheet

PixArt Imaging Inc.

Optical Gaming Navigation Chip

Parameter	Symbol	Min	Typical	Max	Unit	Notes
SCLK To NCS Inactive (For Write Operation)	t _{sclk-ncs}	1			μs	From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer
NCS To MISO High-Z	t _{NCS-MISO}			500	ns	From NCS rising edge to MISO high- Z state
MOTION Rise Time	t _{r-MOTION}		300		ns	C _L = 20pF
MOTION Fall Time	t _{f-MOTION}		300		ns	$C_L = 20 pF$
Input Capacitance	Cin		10		рF	SCLK, MOSI, NCS
Load Capacitance	CL			20	рF	MISO, MOTION
Transient Supply	Iddt			70	mA	Max supply current during the supply ramp from OV to V_{DD} with min 150 μ s and max 20ms rise time. (Does not include charging currents for bypass capacitors)
Current	I _{ddtio}			60	mA	Max supply current during the supply ramp from OV to V_{DDIO} with min 150 μ s and max 20ms rise time. (Does not include charging currents for bypass capacitors)

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

2.5 DC Electrical Specifications

Table 5. DC Electrical Specifications

Chip electrical characteristics over recommended operating conditions. Typical values are at 25°C, VDD = 1.9V, VDDIO = 1.9V, and with LED current at 50mA.

Parameter	Symbol	Min	Тур.	Max	Unit	Notes
DC Supply Current (High Performance Mode)	IDD _{run} IDDrest1 IDDrest2 IDDrest3		1.7 580 11 6		mΑ μΑ μΑ μΑ	 Up to 200ips IDD_{RUN} : Average current consumption, including LED current with 1ms polling IDD_{REST} : Average current consumption, including LED current
DC Supply Current (Low Power Mode)	IDD _{run} IDD _{rest1} IDD _{rest2} IDD _{rest3}		1.3 580 11 6	Ċ	mA μA μA μA	 Up to 200ips IDD_{RUN} : Average current consumption, including LED current with 1ms polling IDD_{REST} : Average current consumption, including LED current
DC Supply Current (Corded Gaming Mode)	IDD _{run}		10		mA	Up to 650ips IDD _{RUN} : Average current consumption, including LED current with 0.125ms polling
DC Supply Current (Office Mode)	IDD _{run} IDD _{run} IDD _{rest1} IDD _{rest2} IDD _{rest3}		0.6 0.4 70 11 6		mA mA μA μA μA	 Up to 200ips Up to 30ips IDD_{RUN} : Average current consumption, including LED current with 8ms polling IDD_{REST} : Average current consumption, including LED current
Shutdown Current	IPD		4		μΑ	
Input Low Voltage	VIL			0.3xVDDIO	V	SCLK, MOSI, NCS
Input High Voltage	V _{IH}	0.7xVDDIO			V	SCLK, MOSI, NCS
Input Hysteresis	V _{I_HYS}		100		mV	SCLK, MOSI, NCS
Input Leakage Current	l _{leak}		±1	±10	μΑ	V _{in} =VDDIO or 0V, SCLK, MOSI, NCS
Output Low Voltage	V _{OL}			0.45	V	l _{out} = 1mA for MISO l _{out} = 0.1mA for MOTION
Output High Voltage	V _{OH}	VDDIO -0.45			V	l _{out} = -1mA for MISO l _{out} = -0.1mA for MOTION

3.0 Mechanical Specifications

This section covers chip's guidelines and recommendations in term of chip, lens & PCB assemblies.

3.1 Chip Package Dimension



Figure 3. Packages Outline Drawing

CAUTION: It is advised that normal static discharge precautions be taken in handling and assembling of this component to prevent damage and/or degradation which may be induced by ESD.

3.2 Package Marking

Table 6. Package Marking Description

Items	Marking	Remark		
Product Number	PAW3395DM-T6QU			
Lot Code		A: Assembly house		
		A: Assembly house Y: Year WW: Week		
		XXXXX: PixArt reference		

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

3.3 Chip Assembly Drawings

It is highly recommended to follow the chip orientation in Figure 4 to achieve optimum tracking performance.



Figure 4. Recommended Chip Orientation, Mechanical Cutouts and Spacing (Top View)

3.4 Lens Assembly Drawings

3.4.1 Assembly with LM19-LSI Lens

Refer to the LM19-LSI lens datasheet for the detail.



Figure 5. Exploded View of Assembly with LM19-LSI Lens

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

3.4.2 Assembly with LOAE-LSI1 Lens

Refer to the LOAE-LSI1 lens datasheet for the detail.



Figure 6. Exploded View of Assembly with LOAE-LSI1

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

3.5 PCB Assembly Recommendations

- 1. Insert the integrated chip and all other electrical components into PCB.
- 2. Wave-solder the entire assembly in a no-wash solder process utilizing solder-fixture. A solder-fixture is required to protect the chip from flux spray and wave solder paste.
- 3. Avoid getting any solder flux onto the chip body as there is potential for flux to seep into the chip package, the solder fixture should be designed to expose only the chip leads to flux spray & molten solder while shielding the chip body and optical apertures. The fixture should also set the chip at the correct position and height on the PCB.
- 4. Place the lens onto the base plate. Care must be taken to avoid contamination on the optical surfaces.
- 5. Remove the protective Kapton tapes from optical apertures of the chip. Care must be taken to prevent contaminants from entering the apertures. Do not place the PCB with the chip facing up during the entire mouse assembly process. Hold the PCB vertically when removing Kapton tape.
- 6. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The chip package will self-align to the lens via the guide posts. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 7. Recommendation: The lens can be permanently secured to the chip package by melting the lens' guide posts over the chip with heat staking process. Please refer to Application Note titled "LM19-LSI Lens: PCB Assembly & Lens Heat Staking Recommendations" for details and recommendation on the lens heat staking process.
- 8. Install mouse top case. There must be a feature in the top case to press down onto the PCB assembly to ensure all components are stacked or interlocked to the correct vertical height.
- 9. It is recommended to place mouse feet around the base plate opening to stabilize mouse tracking on the surface.

3.6 Packing Information

Item	Description
Product number	PAW3395DM-T6QU
Package type	16L DIP
Quantity per tube	25 pcs
Inner box quantity	1,000 pcs
Shipping box quantity	12,000 pcs
Tube size	500 x 13.5 x 7.0 mm ³
Inner box size	89 x 540 x 58 mm ³
Shipping box size	310 x 560 x 270 mm ³

3.6.1 Packing Tube



Figure 7. Packing Tube

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

- 3.7 Package Handling Information
- 3.7.1 Sample of Inner Box Label

	PART NO : PAW3395DM-T4QU CUST. NO : 313-000290 LOT NO : N922LJ31C QTY : 1000 EA QA : QA :	
3.7.2	Sample of Shipping Box Label	
	PART NO: PAW3395DM-T4QU CUST. NO: 313-000290 IIII LOT NO: N922LJ31C QTY: 12000 EA IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	

4.0 Reference Schematics

It is recommended not to leave the NRESET pin floating, it should be constantly driven by an output pin from the microcontroller to establish its state.



Figure 8. Reference Schematic Diagram

Table 3 shows the recommended value of R_{LED} and V_{LED} to obtain 50mA current for LED. Recommend to use R_{LED} with 1% tolerance.

Table 7. Recommended RLED

VLED (V)	Recommended RLED (Ω)
1.9V	5.6
2.0V	6.8

5.0 Serial Peripheral Interface (SPI)

5.1 Signal Description

The synchronous serial port is used to write and read registers in the chip.

The port is a 4-wire port. The host microcontroller always initiates communication. The chip never initiates any data transfers. SCLK, MOSI and NCS may be driven directly by a microcontroller. The port pins may be shared with other SPI slave devices. When the NCS pin is driven high, the input signals are ignored and the output is tri-stated.

Table 8. SPI Port Signals Description

Signal Name	Functional Description
SCLK	Clock input, generated by the master (microcontroller).
MOSI	Input data. (Master Out/Slave In)
MISO	Output data. (Master In/Slave Out)
NCS	Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high 7, and MOSL 8. SCLK will be ignored. NCS can also be used to reset the
ncs	serial port in case of an error.

5.2 Motion Pin Timing

The motion pin is an active low output that signals the micro-controller when motion has occurred. The motion pin is lowered whenever the motion bit is set; in other words, whenever there is non-zero data in the $Delta_X_L$, $Delta_X_H$, $Delta_Y_L$ or $Delta_Y_H$ registers. Clearing the motion bit (by reading $Delta_X_L$, $Delta_X_H$, $Delta_Y_L$, $Delta_Y_H$ registers) will put the motion pin high.

5.3 Chip Select Operation

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. After a transaction is aborted, the normal address-to-data or transaction-totransaction delay is required before beginning the next transaction. In order to improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because any ESD and EFT/B event could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete or to terminate burst-mode operation. The port is not available for further use until burst-mode is terminated.

5.4 Write Operation

Write operation, defined as data going from the micro-controller to chip, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The chip reads MOSI on rising edges of SCLK.



5.5 Read Operation

A read operation, defined as data going from chip to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the chip over MISO. The chip outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.



Note: The minimum high state of SCLK is also the minimum MISO data hold time of the chip. Since the falling edge of SCLK is actually the start of the next read or write command, the chip will hold the state of data on MISO until the falling edge of SCLK.

5.6 Required Timing Between Read and Write Commands (tsxx)

There are minimum timing requirements between read and write commands on the serial port.

If the rising edge of the SCLK for the last data bit of the second write command occurs before the t_{SWW} delay, then the first write command may not complete correctly.



If the rising edge of SCLK for the last address bit of the read command occurs before the t_{SWR} required delay, the write command may not complete correctly. During a read operation SCLK should be delayed at least t_{SRAD} after the last address data bit to ensure that the chip has time to prepare the requested data.

The falling edge of SCLK for the first address bit of either the read or write command must be at least t_{SRR} or t_{SRW} after the last SCLK rising edge of the last data bit of the previous read operation. In addition, during a read operation SCLK should be delayed after the last address data bit to ensure that the chip has time to prepare the requested data.





5.7 Burst Mode Operation

Burst mode is a special serial port operation mode which is used to reduce the serial transaction time for predefined registers. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address and by not requiring the normal delay period between data bytes.

5.7.1 Motion Read

Reading the *Motion_Burst* register activates the Motion Read mode. The chip will respond with the following motion burst report in this order.

BYTE[00] = Motion BYTE[01] = Observation BYTE[02] = Delta_X_L BYTE[03] = Delta_X_H BYTE[04] = Delta_Y_L BYTE[05] = Delta_Y_H BYTE[06] = SQUAL BYTE[07] = RawData_Sum BYTE[08] = Maximum_RawData BYTE[09] = Minimum_Rawdata BYTE[10] = Shutter_Upper BYTE[11] = Shutter_Lower

After sending the *Motion_Burst* register address, the microcontroller must wait for t_{SRAD} , and then begins reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data is latched into the output buffer after the last address bit is received. After the burst transmission is complete, the microcontroller must raise the NCS line for at least t_{BEXIT} to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

5.7.2 Procedure to Start Motion Burst

- 1. Lower NCS.
- 2. Wait for $t_{\text{NCS-SCLK}}$
- 3. Send *Motion_Burst* address (0x16). After sending this address, MOSI should be held static (either high or low) until the burst transmission is complete.
- 4. Wait for t_{SRAD}
- 5. Start reading SPI data continuously up to 12 bytes. Motion burst may be terminated by pulling NCS high for at least t_{BEXIT} .
- 6. To read new motion burst data, repeat from step 1.



After sending Motion_Burst Register Address, MOSI should not be toggling during subsequent SCLK cycles

Note: Motion burst data can be read from the *Burst_Motion_Read* register even in run or rest mode. Power-Up Sequences

Figure 16. Motion Read Sequence

6.0 Power-up Sequence

6.1 Power on Sequence

Although the chip performs an internal power up self-reset, it is still recommended that the *Power_Up_Reset* register is written every time power is applied. The recommended chip power up sequence is as follows:

- 1. Apply power to VDD and VDDIO in any order, with a delay of no more than 100ms in between each supply. Ensure all supplies are stable.
- 2. Wait for at least 50 ms.
- 3. Drive NCS high, and then low to reset the SPI port.
- 4. Write 0x5A to *Power_Up_Reset* register (or alternatively toggle the NRESET pin).
- 5. Wait for at least 5ms.
- 6. Load Power-up initialization register setting.
- 7. Read registers 0x02, 0x03, 0x04, 0x05 and 0x06 one time regardless of the motion bit state.

6.2 Power-Up Initialization Register Setting

1. Write register 0x7F with value 0x07

- 2. Write register 0x40 with value 0x41
- 3. Write register 0x7F with value 0x00
- 4. Write register 0x40 with value 0x80
- 5. Write register 0x7F with value 0x0E
- 6. Write register 0x55 with value 0x0D
- 7. Write register 0x56 with value 0x1B
- 8. Write register 0x57 with value 0xE8
- 9. Write register 0x58 with value 0xD5
- 10. Write register 0x7F with value 0x14
- 11. Write register 0x42 with value 0xBC
- 12. Write register 0x43 with value 0x74
- 13. Write register 0x4B with value 0x20
- 14. Write register 0x4D with value 0x00
- 15. Write register 0x53 with value 0x0E
- 16. Write register 0x7F with value 0x05
- Write register 0x44 with value 0x04
 Write register 0x4D with value 0x06
- 19. Write register 0x51 with value 0x40
- 20. Write register 0x53 with value 0x40
- 21. Write register 0x55 with value 0xCA
- 22. Write register 0x5A with value 0xE8
- 23. Write register 0x5B with value 0xEA
- 24. Write register 0x61 with value 0x31
- 25. Write register 0x62 with value 0x64
- 26. Write register 0x6D with value 0xB8
- 27. Write register 0x6E with value 0x0F

Version 0.8 | 13 Jan 2021 | 11075EN

- 28. Write register 0x70 with value 0x02 29. Write register 0x4A with value 0x2A 30. Write register 0x60 with value 0x26 31. Write register 0x7F with value 0x06 32. Write register 0x6D with value 0x70 33. Write register 0x6E with value 0x60 34. Write register 0x6F with value 0x04 35. Write register 0x53 with value 0x02 36. Write register 0x55 with value 0x11 37. Write register 0x7A with value 0x01 38. Write register 0x7D with value 0x51 39. Write register 0x7F with value 0x07 40. Write register 0x41 with value 0x10 41. Write register 0x42 with value 0x32 42. Write register 0x43 with value 0x00 43. Write register 0x7F with value 0x08 44. Write register 0x71 with value 0x4F 45. Write register 0x7F with value 0x09 46. Write register 0x62 with value 0x1F 47. Write register 0x63 with value 0x1F 48. Write register 0x65 with value 0x03 49. Write register 0x66 with value 0x03 50. Write register 0x67 with value 0x1F 51. Write register 0x68 with value 0x1F 52. Write register 0x69 with value 0x03
- 53. Write register 0x6A with value 0x03
- 54. Write register 0x6C with value 0x1F

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

55. Write register 0x6D with value 0x1F 56. Write register 0x51 with value 0x04 57. Write register 0x53 with value 0x20 58. Write register 0x54 with value 0x20 59. Write register 0x71 with value 0x0C 60. Write register 0x72 with value 0x07 61. Write register 0x73 with value 0x07 62. Write register 0x7F with value 0x0A 63. Write register 0x4A with value 0x14 64. Write register 0x4C with value 0x14 65. Write register 0x55 with value 0x19 66. Write register 0x7F with value 0x14 67. Write register 0x4B with value 0x30 68. Write register 0x4C with value 0x03 69. Write register 0x61 with value 0x0B 70. Write register 0x62 with value 0x0A 71. Write register 0x63 with value 0x02 72. Write register 0x7F with value 0x15 73. Write register 0x4C with value 0x02 74. Write register 0x56 with value 0x02 75. Write register 0x41 with value 0x91 76. Write register 0x4D with value 0x0A 77. Write register 0x7F with value 0x0C 78. Write register 0x4A with value 0x10 79. Write register 0x4B with value 0x0C 80. Write register 0x4C with value 0x40 81. Write register 0x41 with value 0x25 82. Write register 0x55 with value 0x18 83. Write register 0x56 with value 0x14 84. Write register 0x49 with value 0x0A 85. Write register 0x42 with value 0x00 86. Write register 0x43 with value 0x2D 87. Write register 0x44 with value 0x0C 88. Write register 0x54 with value 0x1A 89. Write register 0x5A with value 0x0D 90. Write register 0x5F with value 0x1E 91. Write register 0x5B with value 0x05 92. Write register 0x5E with value 0x0F 93. Write register 0x7F with value 0x0D 94. Write register 0x48 with value 0xDD 95. Write register 0x4F with value 0x03 96. Write register 0x52 with value 0x49 Version 0.8 | 13 Jan 2021 | 11075EN

97. Wri	te register 0x51 with value 0x00
98. Wri	te register 0x54 with value 0x5B
99. Wri	te register 0x53 with value 0x00
100.	Write register 0x56 with value 0x64
101.	Write register 0x55 with value 0x00
102.	Write register 0x58 with value 0xA5
103.	Write register 0x57 with value 0x02
104.	Write register 0x5A with value 0x29
105.	Write register 0x5B with value 0x47
106.	Write register 0x5C with value 0x81
107.	Write register 0x5D with value 0x40
108.	Write register 0x71 with value 0xDC
109.	Write register 0x70 with value 0x07
110.	Write register 0x73 with value 0x00
111.	Write register 0x72 with value 0x08
112.	Write register 0x75 with value 0xDC
113.	Write register 0x74 with value 0x07
114.	Write register 0x77 with value 0x00
115.	Write register 0x76 with value 0x08
116.	Write register 0x7F with value 0x10
117.	Write register 0x4C with value 0xD0
118.	Write register 0x7F with value 0x00
119.	Write register 0x4F with value 0x63
120.	Write register 0x4E with value 0x00
121.	Write register 0x52 with value 0x63
122.	Write register 0x51 with value 0x00
123.	Write register 0x54 with value 0x54
124.	Write register 0x5A with value 0x10
125.	Write register 0x77 with value 0x4F
126.	Write register 0x47 with value 0x01
127.	Write register 0x5B with value 0x40
128.	Write register 0x64 with value 0x60
129.	Write register 0x65 with value 0x06
130.	Write register 0x66 with value 0x13
131.	Write register 0x67 with value 0x0F
132.	Write register 0x78 with value 0x01
133.	Write register 0x79 with value 0x9C
134.	Write register 0x40 with value 0x00
135.	Write register 0x55 with value 0x02
136.	Write register 0x23 with value 0x70
137.	Write register 0x22 with value 0x01
138	Wait for 1ms

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

139. Read register 0x6C at 1ms interval until value 0x80 is obtained or read up to 60 times, this register read interval must be carried out at 1ms interval with timing tolerance of ±1%

If value of 0x80 is not obtained from register0x6C after 60 times:

- a. Write register 0x7F with value 0x14
- b. Write register 0x6C with value 0x00

- c. Write register 0x7F with value 0x00
- 140. Write register 0x22 with value 0x00
- 141. Write register 0x55 with value 0x00
- 142. Write register 0x7F with value 0x07
- 143. Write register 0x40 with value 0x40
- 144. Write register 0x7F with value 0x00

During power-up there will be a period of time after the power supply is high but before normal operation. The table below shows the state of the various pins during power-up and reset.

Pin	During Reset	After Reset	
NRESET	Functional	Functional	
NCS	Ignored Functional		
MISO	Undefined Depends on NCS		
SCLK	Ignored Depends on NCS		
MOSI	Ignored Depends on NCS		
MOTION	Undefined	Functional	

Table 9. State of Signal Pins After VDD is Valid

6.3 NRESET

The NRESET pin is used to perform the chip full chip reset. When asserted, it performs the same reset function as the *Power_Up_Reset_*Register. The NRESET pin needs to be asserted (held to logic 0) for at least 100 ns duration for the chip to reset.

Note: NRESET pin has a built in weak pull up circuit. During active low reset phase, the NRESET pin can draw a static current of up to 600µA.

7.0 Operation Guides

7.1 RawData Output

This section describes the method to download a full array of RawData values.

In order to trigger the RawData output, write to the *RawData_Grab* register. The 1 element of RawData is retrieved by reading the *RAWDATA_GRAB* register using register read method after *RAWDATA_GRAB_STATUS* register reports *PG_VALID* to be TRUE. During the RawData output process, it is a MUST to place the mouse at stationary position.

RawData output procedure:

- 1. The chip should be powered up and reset correctly.
- 2. Write register 0x7F with value 0x00
- 3. Write register 0x40 with value 0x80
- 4. Continuously read register 0x02 (Motion) until getting both *OP_Mode1* and *OP_Mode0* equal to 0.
- 5. Write register 0x50 with value 0x01
- 6. Write register 0x55 with value 0x04
- 7. Write register 0x58 with value 0xFF
- 8. Continuously read register 0x59 until getting both PG_FIRST and PG_VALID as "1"
- 9. Read the first rawdata from register 0x58
- 10. Continuously read register 0x59 until getting PG_VALID is "1".
- 11. Read register 0x58 for 7 bits ADC data (*RAWDATA* 6-0). Repeat (10) and (11) for 1295 times to form a complete picture element array information.
- 12. Write register 0x40 with value 0x00
- 13. Write register 0x50 with value 0x00
- 14. Write register 0x55 with value 0x00

RawData Map



First output



Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

7.2 Shutdown

The chip can be set in Shutdown mode by writing to the Shutdown register 0x3B with value 0xB6. The SPI port should not be accessed when Shutdown mode is asserted except the power-up command (writing 0x5A to register 0x3A). Other ICs on the same SPI bus can be accessed so long as the chip's NCS pin is not asserted.

To de-assert Shutdown mode, please perform Power-Up sequence from step 2.

Table 10. Pin Status in Shutdown Mode

Pin	Status
NRESET	High
NCS	High*1
MISO	Hi-Z* ²
SCLK	Ignore if NCS = 1^{*3}
MOSI	Ignore if NCS = 1^{*4}
MOTION	Output High

Notes: *

- 1. NCS pin must be held to 1 (high) if SPI bus is shared with other devices. It is recommended to hold to 1 (high) during Shutdown unless powering up the Chip. It must be held to 0 (low) if the chip is to be re-powered up from shutdown (writing 0x5A to register 0x3a).
- 2. MISO should be pulled up during shutdown in order to meet the low power consumption specification in the datasheet.
- 3. SCLK is ignored if NCS is 1 (high). It is functional if NCS is 0 (low).
- 4. MOSI is ignored if NCS is 1 (high). If NCS is 0 (low), any command present on the MOSI pin will be ignored except power-up command (writing 0x5A to register 0x3A).

CAUTION: There is long wakeup time from shutdown. Shutdown should not be used for power management during normal mouse motion.

7.3 Gaming and Office Mode Setting

The chip can be programmed to different gaming and office modes per the register settings in the table below. Please note that upon chip start-up per the recommended Power-Up Sequence, the chip is set to High Performance Mode as default.

High Performance Mode (Default)	Low Power Mode	Office Mode
write register 0x7F with value 0x05	write register 0x7F with value 0x05	write register 0x7F with value 0x05
write register 0x51 with value 0x40	write register 0x51 with value 0x40	write register 0x51 with value 0x28
write register 0x53 with value 0x40	write register 0x53 with value 0x40	write register 0x53 with value 0x30
write register 0x61 with value 0x31	write register 0x61 with value 0x3B	write register 0x61 with value 0x3B
write register 0x6E with value 0x0F	write register 0x6E with value 0x1F	write register 0x6E with value 0x1F
write register 0x7F with value 0x07	write register 0x7F with value 0x07	write register 0x7F with value 0x07
write register 0x42 with value 0x32	write register 0x42 with value 0x32	write register 0x42 with value 0x32
write register 0x43 with value 0x00	write register 0x43 with value 0x00	write register 0x43 with value 0x00
write register 0x7F with value 0x0D	write register 0x7F with value 0x0D	write register 0x7F with value 0x0D
write register 0x51 with value 0x00	write register 0x51 with value 0x00	write register 0x51 with value 0x00
write register 0x52 with value 0x49	write register 0x52 with value 0x49	write register 0x52 with value 0x49
write register 0x53 with value 0x00	write register 0x53 with value 0x00	write register 0x53 with value 0x00
write register 0x54 with value 0x5B	write register 0x54 with value 0x5B	write register 0x54 with value 0x5B
write register 0x55 with value 0x00	write register 0x55 with value 0x00	write register 0x55 with value 0x00
write register 0x56 with value 0x64	write register 0x56 with value 0x64	write register 0x56 with value 0x64
write register 0x57 with value 0x02	write register 0x57 with value 0x02	write register 0x57 with value 0x02
write register 0x58 with value 0xA5	write register 0x58 with value 0xA5	write register 0x58 with value 0xA5
write register 0x7F with value 0x00	write register 0x7F with value 0x00	write register 0x7F with value 0x00
write register 0x54 with value 0x54	write register 0x54 with value 0x54	write register 0x54 with value 0x52
write register 0x78 with value 0x01	write register 0x78 with value 0x01	write register 0x78 with value 0x0A
write register 0x79 with value 0x9C	write register 0x79 with value 0x9C	write register 0x79 with value 0x0F
write register 0x40 bit[1:0] with	write register 0x40 bit[1:0] with	write register 0x40 bit[1:0] with
value 0x0	value 0x1	value 0x02

Note:

Special precaution needs to be taken for register 0x40 to avoid overwrite other bits in the register. When writing the bit[1:0] to configure to different modes, one need to read and store its current value first, then apply bit masking and write back the new value into the register. Refer to section 8.3 for the detail.

Corded Gaming Mode

write register 0x7F with value 0x05 write register 0x51 with value 0x40 write register 0x53 with value 0x40 write register 0x61 with value 0x31 write register 0x6E with value 0x0F write register 0x7F with value 0x07 write register 0x42 with value 0x2F write register 0x43 with value 0x00 write register 0x7F with value 0x0D write register 0x51 with value 0x12 write register 0x52 with value 0xDB write register 0x53 with value 0x12 write register 0x54 with value 0xDC write register 0x55 with value 0x12 write register 0x56 with value 0xEA write register 0x57 with value 0x15 write register 0x58 with value 0x2D write register 0x7F with value 0x00 write register 0x54 with value 0x55 write register 0x40 with value 0x83

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

7.4 Universal Lift Cut Off

The chip provides 1mm and 2mm universal lift cut off setting and the setting applies to all mats, refer to *LIFT_CONFIG* register for the detail of lift cut off setting configuration. Upon ship start-up per the recommended Power-Up sequence in the datasheet, the chip is set to 1mm lift cut off setting as default.

7.5 Manual Lift Cut Off Calibration

The chip has the capability to optimize its lift performance by tuning parameters on a specific gaming mat or tracking surface, this feature involves end user interaction.

7.5.1 Lift Cut off Calibration Procedures

- 1. Ensured that the chip is powered up according to the Power-Up Sequence in section 6.1.
- 2. Prompt the user that the manual lift cut off calibration is about to begin and ensure that the mouse is placed nominally on the surface (mouse is not lifted).
- 3. Start the calibration procedure by loading the following register values in sequence.
 - a. Write register 0x7F with value 0x00
 - b. Read register 0x40 and store its value into Var_Mode
 - c. Write register 0x40 with value 0x80
 - d. Write register 0x7F with value 0x05
 - e. Write register 0x43 with value 0xE7
 - f. Write register 0x7F with value 0x04
 - g. Write register 0x40 with value 0xC0
 - h. Write register 0x41 with value 0x10

- i. Write register 0x44 with value 0x0C
- j. Write register 0x45 with value 0x0C
- k. Write register 0x46 with value 0x0C
- I. Write register 0x47with value 0x0C
- m. Write register 0x48 with value 0x0C
- n. Write register 0x49 with value 0x0C
- o. Write register 0x4A with value 0x0C
- p. Write register 0x4B with value 0x0C
- q. Write register 0x40 with value 0xC1
- 4. The calibration procedure can be started by a SW prompt to the user or user-initiated through a mouse-click event. Recommend to move the mouse over a distance of >20inch to cover most area of the mat.
- 5. Write register 0x40 with value 0x40 to stop the calibration process.
- 6. Continuously read register 0x4C bit[3:0] to check the status of the calibration process.

If returned value equals to 5 indicates the calibration is successful. Calibration can proceed to the next step or continue until user initiates a mouse-click event.

Else, the calibration is failed, load the following register values to return back to Universal 1mm setting and the calibration process need to be restarted from step 2.

- a. Write register 0x4E with value 0x08
- b. Write register 0x7F with value 0x05
- c. Write register 0x43 with value 0xE4

- d. Write register 0x7F with value 0x00
- e. Write register 0x40 with Var_Mode

- 7. Write the following set of register values in sequence if the calibration is successful,
 - a. Read register 0x4D and store its value into VarA
 - b. Write register 0x7F with value 0x0C
 - c. Store value 0x0C into VarB
 - d. Store value 0x30 into VarC

- e. Write register 0x4E with value 0x08
- Write register 0x7F with value 0x05 f.
- Write register 0x43 with value 0xE4 g.
- h. Write register 0x7F with value 0x00
- Write register 0x40 with Var Mode i.
- 8. Perform the Firmware Aided Manual Calibration, refer to section 7.5.2. (Optional)
- 9. Prompt the user that the calibration process is completed, continue to section 7.5.3 to enable Lift Cut off Calibration Register Setting.

7.5.1.1 Firmware Aided Manual Lift Cut Off Calibration

Firmware Aided Manual Lift Cut Off Calibration provides additional steps to ensure manual calibration that provides good tracking with lift cut off height of approximately 1.2mm on unique surface. This section is optional and is not necessarily required to successfully complete the manual calibration in section 7.5.1. It will not impact lift cut off performance for other surfaces.

Procedures:

1. While the mouse is being moved on the surface, continuously read and accumulate the values of SQUAL, RawData Sum and SQUAL2 registers in burst mode operation. After accumulating at least 3000 set of samples, calculate the average value for each register and store the average values into Var SQUAL Avg, Var_RawData_Sum_Avg, and Var_SQUAL2_Avg respectively.

Motion Burst Report order:

BYTE[00] = Motion BYTE[01] = Observation BYTE[02] = Delta X L BYTE[03] = Delta X H BYTE[04] = Delta Y LBYTE[05] = Delta Y H BYTE[06] = SQUALBYTE[07] = RawData Sum BYTE[08] = Maximum RawData BYTE[09] = Minimum Rawdata BYTE[10] = Shutter Upper BYTE[11] = Shutter Lower BYTE[12] = Reserved

- BYTE[13] = Reserved
- BYTE[14] = SQUAL2

Note:

- a. Recommend to assign 32-bit unsigned integer for the accumulators to prevent data overflow.
- b. Refer to section 5.8 for the detail of Burst Mode Operation.

- Check RawData_Sum_Avg: If (RawData_Sum_Avg < 48), store value 23 into Var_Squal_TH. Else, store value 30 into Var_Squal_TH
- Calculate the SQUAL ratio and store into Var_SQUAL_Ratio:
 Var_SQUAL_Ratio = (Var_SQUAL2_Avg x 100)/Var_SQUAL_Avg
- Check Var_SQUAL_Ratio and RawData_Sum_Avg: If ((Var_SQUAL_ratio < Var_Squal_TH) && (RawData_Sum_Avg < 68)),

unique surface is detected, store value 0x25 into VarA, store value 0x0C into VarB and store 0x2D into VarC.

Else, unique surface is not detected, no change to VarA, VarB and VarC.

7.5.2 Enable Lift Cut off Calibration Register Setting

Write the following set of register values to enable the lift cut off calibration register setting on a specific gaming mat. VarA, VarB and VarC obtained from the section 7.5.1 would be used in this section.

- 1. Write register 0x7F with value 0x0C
- 2. Write register 0x41 with VarA
- 3. Write register 0x43 with VarC
- 4. Write register 0x44 with VarB
- 5. Write register 0x4E with value 0x08
- 6. Write register 0x5A with value 0x0D

- 7. Write register 0x5B with value 0x05
- 8. Write register 0x7F with value 0x05
- 9. Write register 0x6E with value 0x0F
- 10. Write register 0x7F with value 0x09
- 11. Write register 0x71 with value 0x0C
- 12. Write register 0x7F with value 0x00

7.5.3 Disable Lift Cut off Calibration Register Setting

Write the following set of register values to disable lift cut off calibration register setting in Section 7.5.2 and revert to default universal 1 mm lift cut off setting.

- 1. Write register 0x7F with value 0x0C
- 2. Write register 0x41 with value 0x25
- 3. Write register 0x43 with value 0x2D
- 4. Write register 0x44 with value 0x0C
- 5. Write register 0x4A with value 0x10
- 6. Write register 0x4B with value 0x0C
- 7. Write register 0x4C with value 0x40
- 8. Write register 0x4E with value 0x08
- 9. Write register 0x53 with value 0x16
- 10. Write register 0x54 with value 0x1A
- 11. Write register 0x55 with value 0x18

- 12. Write register 0x56 with value 0x14
- 13. Write register 0x5A with value 0x0D
- 14. Write register 0x5B with value 0x05
- 15. Write register 0x5F with value 0x1E
- 16. Write register 0x66 with value 0x30
- 17. Write register 0x7F with value 0x05
- 18. Write register 0x6E with value 0x0F
- 19. Write register 0x7F with value 0x09
- 20. Write register 0x71 with value 0x0C
- 21. Write register 0x72 with value 0x07
- 22. Write register 0x7F with value 0x00

SEE. FEEL. TOUCH.

7.6 Power Management for Wireless Mode

The chip has three power saving modes. Each mode has a different motion detection period with its respective response time to mouse motion. Response time is the time taken for the chip to wake up from rest mode when motion is detected. When left idle, the chip automatically changes or downshift from Run mode to Rest1, then to Rest2 and finally to Rest3 which consumes the least amount of current.

The current consumption is lowest at Rest3 and highest at Rest1. However, the time required for the chip to respond to motion from Rest1 is the shortest and longest from Rest3. Downshift time is the elapsed time (under no motion condition) from an existing mode to the next mode. For example, it takes 10s for the chip which is in Rest1 mode to change (downshift) to Rest2 mode. The response time and downshift time for each mode are shown in the following table.

However, user can change the timing setting for each rest mode via register 0x77 through 0x7C.

_						
Rest		HP Mode /	′ LP Mode	Office Mode		
	Mode	Response Time	Downshift Time	Response Time	Downshift Time	
	Rest1	< 2ms	1s	< 20ms	1s	
	Rest2	< 200ms	10s	< 200ms	10s	
	Rest3	< 1000ms	600s	< 1000ms	600s	

Table 11. Rest Modes Response and Downshift Time

Note: The timings are based on power-up initialization register setting in the section 6.1 and Gaming and Office Mode Setting in the section 7.3. The timings are subjected to change if any of the register 0x77 to 0x7C value is updated.

8.0 Registers

8.1 Registers Summary Table

The chip registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register	Access	Reset Value	Address	Register	Access	Reset Value
0x00	Product_ID	R	0x51	0x4A	Resolution_Y_Low	R/W	0x63
0x01	Revision_ID	R	0x00	0x4B	Resolution_Y_High	R/W	0x00
0x02	Motion	R/W	0x00	0x56	Angle Snap	R/W	0x0D
0x03	Delta_X_L	R	0x00	0x58	RawData output	R	0x00
0x04	Delta_X_H	R	0x00	0x59	RawData status	R	0x00
0x05	Delta_Y_L	R	0x00	0x5A	Ripple_Control	R/W	0x00
0x06	Delta_Y_H	R	0x00	Ox5B	Axis_Control	R/W	0x60
0x07	SQUAL	R	0x00	0x5C	Motion_Ctrl	R/W	0x02
0x08	RawData_Sum	R	0x00	0x5F	Inv_Product_ID	R	OxAE
0x09	Maximum_RawData	R	0x00	0x77	Run_Downshift	R/W	0x14
0x0A	Minimum_RawData	R	0x00	0x78	Rest1_Period	R/W	0x01
OxOB	Shutter_Lower	R	0x00	0x79	Rest1_Downshift	R/W	0x90
0x0C	Shutter_Upper	R	0x01	0x7A	Rest2_Period	R/W	0x19
0x15	Observation	R/W	0x80	Ox7B	Rest2_Downshift	R/W	0x5E
0x16	Motion_Burst	R/W	0x00	0x7C	Rest3_Period	R/W	0x3F
0x3A	Power_Up_Reset	W	N/A	0x7D	Run_Downshift_Mult	R/W	0x07
0x3B	Shutdown	W	N/A	Ox7E	Rest_Downshift_Mult	R/W	0x55
0x40	Performance	R/W	0x00	0x0577*	Angle_Tune1	R/W	0x00
0x47	Set_Resolution	W	0x00	0x0578*	* Angle_Tune2 R/W		0x00
0x48	Resolution _X_Low	R/W	0x63	0x0C4E*	Lift_Config	R/W	0x08
0x49	Resolution _X_High	R/W	0x00				

Note:

1. R = Read, W = Write, Read/Write= RW

- 2. * In order to access the register:
 - a. Write register 0x7F with the value of MSB(byte) in the address.
 - b. Read/Write the register value with the lower byte address.
 - c. Write register 0x7F with the value 0x00.
- 3. Eg: To write register 0x0C4E (*Lift_Config*) with value 0x01
 - a. Write register 0x7F with value 0x0C,
 - b. Write register 0x4E with value 0x01,
 - c. Write register 0x7F with value 0x00

8.2 Registers Description

Register Name	PRODUCT_ID							
Bank		- Address 0x00						
Access	R		Defaul	t Value	0x51			
Bit	7	7 6 5 4		3	2	1	0	
Field		PID [7:0]						
Description	This register contains a unique identification assigned to the chip. The value in this register does not							
Description	change, it can be used to verify that the serial communications link is functional.						onal.	

Register Name				REVIS	SION_ID				
Bank		- Address 0x01							
Access	R			Defau	lt Value	0x00			
Bit	7	6	5	4	3	2	1	0	
Field		REV [7:0]							
Description	This register	contains the	e current IC r	evision.					

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

PAW3395DM-T6QU Product Datasheet Optical Gaming Navigation Chip

Register				MO	ΓΙΟΝ				
Bank		_		bbΔ	ress		0x02		
Access		R		Default	t Value		0x00		
Bit	7	6	5	4	3	2	1	0	
Field	MOT	Reserved	Reserved	Reserved	Lift Stat	Reserved OP_Mode1 OP_Mo ed since the last time it was read. <i>Delta_Y_L</i> and <i>Delta_Y_H</i>) is as ta_X_H, Delta_Y_L and Delta_Y_H			
Description	This register procedure to follows: 1. Read the l register valu 2. If the MO the given sec 3. To read a Step 1. Write any va Note: if <i>Delt</i> o register is re be lost.	Motion registes. T bit is set, <i>D</i> quence to ge new set of m alue to this re a <u>X_L, Delta</u>	e user to determine if motion has occurred since the last time it was read. motion registers (<i>Delta_X_L, Delta_X_H, Delta_Y_L</i> and <i>Delta_Y_H</i>) is as gister. This will freeze the <i>Delta_X_L, Delta_X_H, Delta_Y_L</i> and <i>Delta_Y_F</i> <i>c, Delta_X_L, Delta_X_H, Delta_Y_L</i> and <i>Delta_Y_H</i> registers should be read get the accumulated motion. If motion data (<i>Delta_X_L, Delta_X_H, Delta_Y_L</i> and <i>Delta_Y_H</i>), repeat fr s register will clear all motion data.						
Bit Field	Na	me	Default Value			Description			
7	M	ОТ	0	Motion since 0: No motior 1: Motion oc <i>Delta X H, E</i>	e last report n curred, data Delta Y L and	ready for rea	iding in <i>Delta</i> registers	_X_L,	
3	Lift_	Delta_X_H, Delta_Y_L and Delta_Y_H registers Lift_Stat 0 Indicate the lift status of chip 0: Chip on surface 1: Chip lifted							
1:0	OP_Mc	ode[1:0]	0	0: Run Mode 1: Rest 1 Mo 2: Rest 2 Mo 3: Rest 3 Mo	de de de				

Register Name				DELT	A_X_L							
Bank		-		Ado	ress		0x03					
Access		R		Defaul	t Value		0x00					
Bit	7	6	5	4	3	2	1	0				
Field	X7	X6	X5	X4	Х3	X2	X1	XO				
Register				DELT	A V LI							
Name												
Bank		- Address 0x04										
Access		R		Defau	t Value		0x00					
Bit	7	6	5	4	3	2	1	0				
Field	X15	X14	X13	X12	X11	X10	X9	X8				
	Upper 8 bits	s is Delta_X_	H and Lower 8	3 bits is <i>Delta</i>	_X_L.							
	Overall <i>Delta_X</i> is 16 bits 2's complement number.											
	 X movement is counts since last report. Absolute value is determined by resolution.											
	Motion	-32768 -3276	7 -2	-1 0	+1 +2	+327	66 +32767					
Description			(()									
	Delta_X	8000 8001	FFFE	FFFF 00	01 02	7FF	E 7FFF					
	The <i>Delta X</i>	(L need to	be read first fo	llow by Delto	<i>X H</i> to hav	e the full mot	ion data.					
	Note: It is r	– ecommende	ed that registe	r 0x02, 0x03,	0x04, 0x05 a	nd 0x06 to be	e read seque	ntially.				

Register				DELT	AYL			
Name								
Bank		-		Add	Address 0x05			
Access		R		Defaul	t Value		0x00	
Bit	7	6	5	4	3	2	1	0
Field	Y7	Y6	Y5	Y4	Y3	Y2	Y1	YO
Register				DELE	a			
Name				DELI	А_Ү_Н			
Bank				Add	lress		0x06	
Access		R		Defaul	t Value		0x00	
Bit 🔶	7	6	5	4	3	2	1	0
Field	Y15	Y14	Y13	Y12	Y11	Y10	Y9	Y8
	Upper 8 bit	s is Delta_Y_F	and Lower 8	3 bits is <i>Delta</i>	_Y_L.			
	Overall <i>Del</i>	<i>ta_Y</i> is 16 bits	2's complem	ent number.				
	Y movemer	nt is counts sir	nce last repor	t. Absolute v	alue is deteri	mined by resc	lution.	
	Motion	-32768 -32767	-2	-1 0	+1 +2	+327	66 +32767	
D		1 1	(1	
Description			$\rightarrow)$			\rightarrow) \square		
	Delta_Y	8000 8001	FFFE	FFFF 00	01 02	7FI	E 7FFF	
	The <i>Delta_</i>	Y_L need to b	e read first fo	llow by <i>Delta</i>	<i>_Y_H</i> to hav	e the full mot	ion data.	
	Note: It is r	recommended	d that registe	r 0x02, 0x <mark>0</mark> 3,	0x04, 0x05 a	nd 0x06 to be	e read seque	ntially.

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

Register Name Bank Access Bit

			squ	JAL			
	-		Add	ress		0x07	
	R		Default	t Value		0x00	
7	6	E	Λ	2	2	1	0

FieldSQ7SQ6SQ5SQ4SQ3SQ2SQ1SQ0The SQUAL (Surface quality) register is a measure of the number of valid features visible by the chip
in the current frame. Use the following formula to find the total number of valid features.DescriptionThe maximum SQUAL register value is 0xB6. Since small changes in the current frame can result in

changes in SQUAL, variations in SQUAL when looking at a surface is expected.

SQUAL values are only valid when chip is in run mode. Disable Rest mode before measuring SQUAL.

Register Name	RAWDATA_SUM							
Bank		-		Add	Address 0x08			
Access	R			Default	t Value			
Bit	7	6	5	4	3	2	1	0
Field	RDS7	RDS6	RDS5	RDS4	RDS3	RDS2	RDS1	RDSO
Description	This register counter whi the formula Average The maximu sum value c	r is used to fin ich sums all 1 below: pixel value = um register va an change ev	nd the chip av 296 rawdata PIX_ACCUM alue is 0xA0 (l erv frame. Di	verage rawda in the curren x 1024/1296 hex) or 160 (c isable rest mc	ta value. It re t frame. To fi lec) and the i ode before re	ports the up nd the avera minimum reg ading <i>RawD</i> o	per byte of a ge rawdata v gister value is gister value is	n 18-bit alue follows 0. The data e.

Register Name		MAXIMUM_RAWDATA								
Bank		- Address 0x09								
Access		R			t Value		0x00	0x09 0x00		
Bit	7	6	5	4	3	2	1	0		
Field	MaxRD7	MaxRD6	MaxRD5	MaxRD4	MaxRD3	MaxRD2	MaxRD1	MaxRD0		
Description	Maximum RawData value in current frame. Minimum value = 0, maximum value = 127. The maximum									
Description	on Irawdata value can change every frame									

Register Name	MINIMUM_RAWDATA								
Bank		- Address OxOA							
Access	R			Defaul	t Value	0x7F			
Bit	7	6	5	4	3	2 1 0			
Field	MinRD7	MinRD6	MinRD5	MinRD4	MinRD3	MinRD2	MinRD1	MinRD0	
Description	Minimum Ra	awData value	e in current fr	ame. Minimu	m value = 0,	maximum va	lue = 127. Th	e minimum	
Description	rawdata val	awdata value can change every frame.							
Version 0.8 13	ion 0.8 13 Jan 2021 11075EN SEE, FEEL, TOUG							ег. толсн	

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

Register Name		SHUTTER_LOWER							
Bank		-		Add	ress		0x0B		
Access		R		Defaul	t Value		0x00		
Bit	7	6	5	4	3	2	1	0	
Field	S7	S6	S5	S4	S3	S2	S1	SO	
Register				CULITTE					
Name				SHUTTER	K_UPPER				
Bank		- Address 0x0C							
Access		R		Defaul	t Value		0x01		
Bit	7	6	5	4	3	2	1	0	
Field	Reserved	Reserved	Reserved	Reserved	S11	S10	S9	S8	
	SHUTTER_L	OWER is the l	lower 8-bit ar	nd SHUTTER_	UPPER is the	upper 4-bit o	of the 12-bit S	Shutter	
	register.								
	Read Shutte	er_Upper first	, then <i>Shutte</i>	r_Lower cons	ecutively.				
Description	The shutter	is adjusted to	o keep the av	erage rawdat	a values with	nin normal op	erating range	es. The	
	shutter valu	e is checked	and automat	ically adjuste	d to a new va	lue if needed	l on every fra	me when	
	operating ir	n default mod	le.						
	The shutter	unit is the cl	ock cycles of	the internal c	scillator (nor	ninal 68MHz).		

Register Name		CHIP_OBSERVATION								
Bank		_		Add	ress		0x15			
Access		R		Default	Default Value					
Bit	7	6	5	4	3	2	1	0		
Field	CO7	CO6	CO5	CO4	CO3	CO2	CO1	CO0		
	The user mu	ist clear the r	egister by wr	iting 0x00, w	ait for a minir	num Tdly_ok	os ms & read	the register.		
	If the chip is	working cor	rectly, the reg	gister value o	f CHIP_OBSEI	RVATION sho	uld be 0xB7 o	or 0xBF. The		
	register may	/ be used as p	part of recove	ery scheme to	detect a pro	blem caused	by EFT/B or	ESD event.		
Description										
	T_{dly_obs} is defined as the longest frame period + 10% variation. The longest frame period is when chip									
•	is in Rest3 mode. Clock frequency tolerance value need to be considered. For example, if the default									
	Rest3 period of 500ms is used, then T _{dly_obs} = 500ms + 50ms									
Register				BURST MO	TION READ					
Name										
Bank		-		Add	ress		0x16			
Access		R		Defaul	t Value		0x00			
Bit	7	6	5	4	3	2	1	0		
Field	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0		
	The <i>Burst_N</i>	1otion_Read	register is use	ed for high-sp	beed access to	o the Motion	, Observatior	١,		
Description	Delta_X_L, [Delta_X_H, D	elta_Y_L, Deli	ta_Y_H, SQUA	AL, RawData_	Sum, Maxim	um_RawDate	а,		
	Minimum_R	'awData, Shu	tter_Upper a	nd Shutter_Lo	ower registers	s. Refer secti	on 5.7 for mo	ore detail.		

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

Register Name				POWER_	UP_RESET				
Bank		-		Add	ress		0x3A		
Access	R Default Value						N/A		
Bit	7	6	5	4	3	2	1	0	
Field	PRST7	PRST6	PRST5	PRST4	PRST3	PRST2	PRST1	PRSTO	
Description	Write 0x5A	to this registe	er to reset the	e chip and all	settings will	revert to def	ault values. R	eset is	
Description	required after recovering from Shutdown mode.								

_									
Register Name				SHUTI	DOWN				
Bank		-		Add	ress		0x3B		
Access	R			Defaul	t Value		N/A		
Bit	7	6	5	4	3	2	1	0	
Field	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	
Description	Write 0xB6 procedure.	to set the chi	p to Shutdow	/n mode. Refe	er section 7.2	2 for more de	etails on reco	very	

Register Name		PERFORMANCE									
Bank		-		Add	ress		0x40				
Access		R/W		Defaul	t Value	0x00					
Bit	7	6	5	4 3 2 1							
Field	AWAKE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved			
Description	This register	configures t	he operating mode of the chip.								
Bit	No		Default	Description							
Field	ING	me	Value	Description							
7	A1A/	AKE	0	0: Enable Re	st Mode						
/	AVV	ANE	0								

1: Disable Rest Mode

Register Name				SET_RES	OLUTION					
Bank		-		Add	ress		0x47			
Access		W Default Value 0x00								
Bit	7	6 5 4 3 2 1 0								
Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SET_RES		
Description	After update	e the resoluti	on setting, ei	ther in <i>RESO</i>	UTION_X or	and RESOLU	<i>TION_Y,</i> write	e value 0x01		
Description	into SET_RE	<i>SOLUTION</i> fo	r the chip to	use the new	resolution set	tting.				
Bit	No	Default								
Field	ina	Name Description Value								
0	SET	RES	0	1: update res	solution setti	ng				

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

PAW3395DM-T6QU Product Datasheet Optical Gaming Navigation Chip

PixArt Imaging Inc.

Register Name				RESOLUTIO	ON_X_LOW					
Bank		-		Add	ress		0x48			
Access		R/W		Default	t Value		0x63			
Bit	7	R/W7676RESX7RESX6RESX7RESX6RESX7RESX6765RESX15RESX15RESX14RESX15RESX14RESOLUTION_X_LOW is the lowerRESOLUTION_X register.Nrite to RESOLUTION_X register.Nrite to RESOLUTION_X register.Set X-axis Resolution:0x0000: 50CPI0x0001: 100CPI0x0002: 150CPI0x0063: 5000CPI (Default)		4	3	2	1	0		
Field	RESX7	RESX6	RESX5	RESX4	RESX3	RESX2	RESX1	RESXO		
Register				RESOLUTIO	N X HIGH					
Name										
Bank		-		Add	ress		0x49			
Access		R/W		Default	t Value		0x00			
Bit	7	6	5	4	3	2	1	0		
Field	RESX15	RESX14	RESX13	RESX12	RESX11	RESX10	RESX9	RESX8		
Description	<i>RESOLUTION</i> <i>RESOLUTION</i> Write to <i>RES</i> Set X-axis Re 0x0000: 500 0x0001: 100 0x0002: 150 : 0x0063: 500 : 0x018F: 200 : 0x0207: 260 After update into <i>SET_RE</i> Note: It is re select 9000	'his register allows to change the resolution of X-axis of the chip. ?ESOLUTION_X_LOW is the lower 8-bit and RESOLUTION_X_HIGH is the upper 8-bit of 16-bit ?ESOLUTION_X register. Vrite to RESOLUTION_X_LOW first, then RESOLUTION_X_HIGH consecutively. eet X-axis Resolution:)x0000: 50CPI)x0001: 100CPI)x0002: 150CPI)x0063: 5000CPI (Default))x018F: 20000CPI)x018F: 20000CPI (max) After update the resolution setting, either in RESOLUTION_X or/and RESOLUTION_Y, write value 0x01 nto SET_RESOLUTION for the chip to use the new resolution setting.								

Register Name		RESOLUTION_Y_LOW									
Bank		-		Add	ress		0x4A				
Access		R/W		Defaul	t Value	0x63					
Bit	7	6	5	4	3	2	1	0			
Field	RESY7	RESY6	RESY5	RESY4	RESY3	RESY2	RESY1	RESYO			
Register				RESOLUTIO	N Y HIGH						
Name				REJOLOTIC							
Bank		-		Add	ress		Ox4B				
Access		R/W		Defaul	t Value		0x00				
Bit	7	6 5 4 3 2 1 0 15 RESY14 RESY13 RESY12 RESY11 RESY10 RESY9 RESY8									
Field	RESY15	RESY14	RESY13	RESY12	RESY11	RESY10	RESY9	RESY8			
Description	<i>RESOLUTION</i> <i>RESOLUTION</i> Write to <i>RES</i> Set Y-axis Re 0x0000: 500 0x0001: 100 0x0002: 150 : 0x0063: 500 : 0x018F: 200 : 0x0207: 260 After update into <i>SET_RE</i> . Note: It is re select 9000	V_Y_LOW is t V_Y register. SOLUTION_Y_ esolution: CPI DCPI DCPI (Default DOCPI (Default DOCPI (max) e the resoluti SOLUTION for commended CPI and abov	he lower 8-b _ <i>LOW</i> first, th t) on setting, ei r the chip to to set bit-7 i	it and RESOLUTI nen RESOLUTI ther in RESOL use the new n n RIPPLE_COL	JTION _Y_HIGH ON_Y_HIGH -UTION_X or/ resolution set NTROL registe	GH is the upp consecutively and RESOLU ting. er to enable t	er 8-bit of 16 /. <i>TION_Y</i> , write he ripple cor	e value 0x01 htrol when			

Register Name		ANGLE_SNAP									
Bank		-		Add	ress		0x56				
Access		R/W		Defaul	t Value		0x0D				
Bit	7	6	5	4	3	2	1	0			
Field	EN	0	0	0	1	1	0	1			
Description	Write to this	s register to e	enable angle	e snap feature.							
Bit Field	Na	me	Default Value	Description							
7	E	N	0	0: Angle snap disable 1: Angle snap enable							

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

Register Name				RAWDA	TA_GRAB						
Bank		-		Add	ress	0x58					
Access		R/W		Defaul	t Value	0x00					
Bit	7	6	5	4	3	2	1	0			
Field	RAWDATA7	RAWDATA6	RAWDATA5	RAWDATA4	RAWDATA3	RAWDATA2	RAWDATA1	RAWDATA0			
Description	This registe	register contains the rawdata levels when the <i>RawData Grab</i> process is enabled. For details of									
Description	the <i>RawDat</i>	<i>a Grab</i> proce	ss, please ref	er to section	7.1.						

Register Name		RAWDATA_GRAB_STATUS										
Bank		-		Add	ress	0x59						
Access		R/W		Defaul	t Value	0x00						
Bit	7	6	5	4	3	2	1	0				
Field	PG_VALID	PG_FIRST	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved				
Description	Write to this	register to e	enable angle	snap feature.								
Bit	Na		Default			Deceriation						
Field	ina	me	Value	Description								
7	PG_\	/ALID	0	1: RawData (Grab valid							
6	PG_F	IRST	0	1: RawData (Grab first							

Register Name		RIPPLE_CONTROL									
Bank	- Address Ox5A										
Access		R/W		Defaul	t Value	0x00					
Bit	7	6	5	4	3	2	1	0			
Field	CTRL8	Reserved	Reserved	1	Reserved	Reserved	Reserved	Reserved			
Description	Write to this	Write to this register to enable or disable Ripple Control feature. Upon chip start-up per the									
Description	recommend	ed Power-Up	sequence in	the section 6	6.1, Ripple Co	ntrol is disab	led as defaul	t.			
Bit	Name Default Description										
Field			Value								
7	CTRL8 0 0: Ripple Control disable										
	CT		0	1: Ripple Control enable							

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

Register Name				AXIS_C	ONTROL				
Bank		-		Add	ress	0x5B			
Access		R/W		Defaul	t Value	0x60			
Bit	7	6	5	4 3 2 1					
Field	Swap_XY	INV_Y	INV_X	Reserved	Reserved	Reserved	Reserved	Reserved	
Description	The register	set the axis o	direction of t	he chip repor	ting				
Bit	No	-	Default			Deceriation			
Field	Na	me	Value	Description					
7	Swa	o_XY	0	1: Swap XY directions					
6	١N٨	/_Y	1 1: Invert Y direction						
5	١N\	/_X	1	1: Invert X direction					

Register Name				ΜΟΤΙΟ	N_CTRL				
Bank		- Address 0x5C							
Access		R/W		Default Value		0x02			
Bit	7	6	5	4	3	2	1	0	
Field	MOT_Set	Reserved	Reserved	Reserved	Reserved	Reserved	RES_MOD	Reserved	
Description	Configures t	onfigures the motion pin setting and select the X-axis and Y-axis resolution mode.							

Bit Field	Name	Default Value	Description
7	MOT Set	0	0: motion active low (default)
-			1: motion active high
			0: Both X-axis and Y-axis resolution are defined by
			RESOLUTION_X_LOW and RESOLUTION_X_HIGH
2	RES_Mod	1	1: X-axis resolution is defined by <i>RESOLUTION_X_LOW</i> and
			<i>RESOLUTION_X_HIGH</i> and Y-axis resolution is defined by
			<i>RESOLUION_Y_LOW</i> and <i>RESOLUION_Y_HIGH</i> (default)

Register Name				INV_PI	ROD_ID			
Bank		-		Add	ress		0x5F	
Access		R/W Default Value OxAE						
Bit	7	6	5	4	3	2	1	0
Field				IPID	[7:0]			
Description	This register	value is the i	nverse of the	e Product_ID	register valu	e. It is used t	o test the SPI	port
Description	hardware.							

Register Name	RUN_DOWNSHIFT											
Bank		-		Add	lress	0x77						
Access	R/W			Defaul	t Value	0x14						
Bit	7	6	5	4	3	2	1	0				
Field	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RDO				
Description	This register Run Dow Upon Chip s default. Default Run Min value is All the abov	r set the Run /nshift time (r start-up per tl Downshift = 0x01. A valu- re values are e	to Rest1 dow ms) = <i>RUN_D</i> he recommer 79(0x4F) x 25 e of 0x00 will expected to h	vnshift time. U <i>OWNSHIFT</i> [7 nded Power-U 56 x 50µs = 1: I be internally nave ± 10% to	Use the form :0] x <i>RUN_DC</i> Up Sequence, s clipped to 0 plerance.	ula below for <i>DWNSHIFT_M</i> , <i>RUN_DOWN</i> x01.	calculation. <i>IULT</i> (default <i>ISHIFT</i> is set t	256) x 50μs ο 1s as				

Register Name		REST1_PERIOD											
Bank		-		Adc	lress		0x78						
Access		R/W			t Value		0x01						
Bit	7	6	5	4	3	2	1	0					
Field	R1R7	R1R6	R1R5	R1R4	R1R3	R1R2	R1R1	R1R0					
Description	This register Rest1 pe Upon Chip s default. Default Rest Min value is tolerance	r set the Rest riod = <i>REST1_</i> start-up per t t1 period = 10 0x01. A valu	1 period. _ <i>PERIOD</i> [7:0] he recomme (0x01) x 1ms e of 0x00 is i] x 1ms nded Power-I = 1ms nvalid. All the	Jp Sequence above value	e, REST1_PERI es are expecte	<i>OD</i> is set to 1 ed to have ± 2	.ms as 10%					

Register Name	REST1_DOWNSHIFT										
Bank				Add	ress	0x79					
Access	R/W			Default Value		0x90					
Bit 🔶	7	6	5	4	3	2	1	0			
Field	R1D7	R1D6	R1D5	R1D4	R1D3	R1D2	R1D1	R1D0			
Description	This register Rest1 Do <i>REST1</i> pe Upon Chip si default. Default = 15 Min value is All the above	set the Rest wnshift time riod (default tart-up per th 6(0x9C) x 64 0x01. A value e values are 6	1 to Rest2 do (ms) = <i>REST1</i> 1ms) ne recommer x 1ms = 9984 e of 0x00 will expected to h	wnshift time. <u>DOWNSHIF</u> nded Power-U 4ms = 10s be internally nave ± 10% to	. Use the forn <i>T</i> [7:0] x <i>REST</i> . Jp Sequence, clipped to 0x plerance.	nula below fo 1_DOWNSHII REST1_DOW	or calculation FT_MULT (det /NSHIFT is set	ault 64) x to 10s as			

SEE. FEEL. TOUCH.

Register Name	REST2_PERIOD											
Bank		-		Add	ress		0x7A					
Access	R/W			Defaul	t Value	0x19						
Bit	7	6	5	4	3	2	1	0				
Field	R2P7	R2P6	R2P5	R2P4	R2P3	R2P2	R2P1	R2P0				
Description	This register Rest2 pe Upon Chip s default. Default Rest Min value is All the abov	r set the Rest riod = <i>Rest2_</i> tart-up per t t2 period = 25 0x01. A valu e values are o	2 period. <i>Period</i> [7:0] > he recommen 5 (0x19) x 1m e of 0x00 is in expected to h	x slow clock (: nded Power-U ns x 4= 100ms nvalid. nave ± 10% to	1ms) x 4 Jp Sequence Ilerance.	, REST2_PERI	<i>OD</i> is set to 1	.00ms as				

Register Name	REST2_DOWNSHIFT										
Bank		-		Add	ress		0x7B				
Access	R/W			Default Value		Ox5E					
Bit	7	6	5	4	3	2	1	0			
Field	R2D7	R2D6	R2D5	R2D4	R2D3	R2D2	R2D1	R2D0			
Description	This register Rest2 Do rest2_pe Upon Chip s minutes as o Default = 94 Min value is All the abov	r set the Rest ownshift time criod (default start-up per the default. I(0x5E) x 64 x 0x01. A value re values are o	2 to Rest3 do (ms) = <i>Rest2_</i> 100ms) ne recommer 100ms = 601 e of 0x00 will expected to h	wnshift time. _ <i>Downshit</i> [7: nded Power-L 1.6s = 10min be internally nave ± 10% to	Use the forn 0] x <i>REST2_D</i> Jp Sequence, clipped to 0x lerance.	nula below fo <i>OWNSHIFT_I</i> Rest2 Down: x01.	or calculation MULT (default shift time is s	t 64) x et to 10			

Register Name		REST3_PERIOD										
Bank		-		Add	ress		0x7C					
Access	R/W			Default Value			0x3F					
Bit	7	6	5	4	3	2	1	0				
Field	R3P7	R3P6	R3P5	R3P4	R3P3	R3P2	R3P1	R3P0				
Description	This register <i>Rest3 pe</i> Upon Chip s default. Default Rest Min value is All the abov	r set the Rest riod = Rest3_ start-up per th t3 period = 63 s 0x01. A value re values are e	3 period. Period[7:0] x ne recommer 8(0x3F) x 1ms e of 0x00 is ir expected to h	s slow clock (1 nded Power-U s x 8 = 504ms nvalid. nave ± 10% to	.ms) x 8 Jp Sequence, lerance.	, Rest3 perioa	is set to 504	ms as				

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

PAW3395DM-T6QU Product Datasheet Optical Gaming Navigation Chip

PixArt Imaging Inc.

Name				RUN_DOWN	SHIFT_MULT							
Bank		-		Add	ress		0x7D					
Access		R/W		Default	t Value		0x07					
Bit	7	6	5	4	3	2	1	0				
Field	Reserved	Reserved	Reserved	Reserved	RUN_M3	RUN_M2	RUN_M1	RUN_MO				
Description	This register	set the Run	Downshift M	ultiplier.								
Description	(Refer to the	e formula in F	Register RUN_	ter <i>RUN_DOWNSHIFT</i> for the detail)								
Bit	Na	Default										
Field	Na	me	Value	Description								
				Register valu	e for RUN_D	OWNSHIFT_N	MULT					
				0: 2								
				1:4								
				2:8								
				3:16								
2.0	RUN	M[3·0]	7	4: 32								
5.0	NUN_I	0.610	/	5: 64								
				6: 128								
				7.256								

8: 512 9: 1024 10: 2048

PAW3395DM-T6QU Product Datasheet hip

PixArt Imaging Inc.

Ontical	Gaming	Navigation	Cł
optical	Guinnig	Navigation	

Register Name									
Bank		-		Add	ress		0x7E		
Access		R/W		Defaul	t Value	0x55			
Bit	7	6	5	4	3	2	1	0	
Field	Reserved	REST_M6	REST_M5	REST_M4	Reserved	REST_M2	REST_M1	REST_MO	
Description	This register	set the REST	Downshift N	/lultiplier.					
Description	(Refer to the	e formula in F	Register REST	1_DOWNSHI	FT and REST2	_DOWNSHIF	<i>T</i>)		
Bit	Na	m 0	Default	t					
Field	INd	ine	Value			Description			
				Register valu	e for REST2_	DOWNSHIFT	_MULT		
6:4				0: 2					
	REST_M[6:4]								
				2:8					
			5	3:16					
				4: 32					
				5:64					
				6:128					
				7:256			N 41 11 T		
				Register Valu	le for REST1_	DOWNSHIFT	_MULI		
				0:2					
				1:4					
2.0	DECT		F	2:8					
2:0	RESI_	M[2:0]	5	3:16					
				4:32					
				5:64					
				0: 128					

Register Name	ANGLE_TUNE1										
Bank		-		Add	ress		0x0577				
Access		R/W		Defaul	t Value	0x00					
Bit	7	6	5	4	3	2	1	0			
Field	ANGLE7	ANGLE6	ANGLE5	ANGLE4 ANGLE3 ANGLE2 ANGLE1 ANG							
Description	This register	his register set the REST Downshift Multiplier.									
	(Refer to the	e formula in F	Register <i>REST</i>	1_DOWNSHI	FI and RESIZ	_DOWNSHIF	1)				
Bit	Na	me	Default			Description					
Field			value								
				0xE2: -30 de	gree						
				0xF6: -10 de	gree						
7:0	ANGL	E[7:0]	0x00	0x00: 0 de	gree (default	:)					
7.0				0x0F: +15 degree							
				0x1E: +30 de	gree						

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

PAW3395DM-T6QU Product Datasheet Optical Gaming Navigation Chip

PixArt Imaging Inc.

Register Name		ANGLE_TUNE2											
Bank		-		Add	ress	0x0578							
Access		R/W		Defaul	t Value		0x00						
Bit	7	6	5	4 3 2 1									
Field	EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved					
Description	Write to this	s register to e	enable angle	tune feature									
Bit Field	Na	me	Default Value	Description									
7	E	N	0	0: Angle tune	e disable (def e enable	ault)							

Register Name		LIFT_CONFIG									
Bank		- Address 0x0C4E									
Access		R/W		Default	t Value		0x08				
Bit	7	6	5	4	3	2	1	0			
Field	Reserved	Reserved	Reserved	Reserved	1	Reserved	LIFT1	LIFTO			
Description	Write to this	s register to e	enable angle	tune feature							
Bit Field	Na	me	Default Value	It Description							
1:0	LIFT	[1:0]	0	0: 1mm setti	ng (default)						

8.3 Bit Masks for Register Write

Special precaution needs to be taken for some of the registers have "Reserved" bit. In order to overwrite specific bits in the register, one need to read and store its current value first, then apply bit masking and write back the new value into the register. This is accomplished by using bitwise operators such as AND(&), OR(|), or INVERSE(~).

2: 2mm setting

Example:

To disable the *Rest Mode* in Register 0x40 (set bit-7 to 1)

Read register 0x40 and store in VarA

VarA |= 0x80

Write register 0x40 with value VarA

To enable the Rest Mode in Register 0x40 (set bit-7 to 0)

Read register 0x40 and store in VarA

VarA &= ~ 0x80

Write register 0x40 with value VarA

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

Revision History

Revision Number	Date	Description
0.8	13 Jan 2021	Initial Creation

Version 0.8 | 13 Jan 2021 | 11075EN

SEE. FEEL. TOUCH.

PixArt Imaging Inc. http://www.pixart.com All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.